

EXHIBIT 032

U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
<p>1. Integrated circuit comprising a plurality of processing modules (M, S) said modules being disposed on the same chip, and</p>	<p>Without conceding that the preamble of claim 1 of the '818 Patent is limiting, the Motorola Edge+ Gen 2 (hereinafter, the "Motorola product") includes an integrated circuit.</p> <p>For example, the Motorola product includes the Qualcomm Snapdragon 8 Gen 1 Mobile Platform system on chip (hereinafter, the "Snapdragon SoC").</p> <div style="text-align: center;">  <h2 data-bbox="1142 567 1744 628">Motorola Edge+ Gen 2</h2> <p data-bbox="1142 649 1712 677">Featuring a Snapdragon 8 Gen 1 Mobile Platform</p> <p data-bbox="1142 703 1875 992">The Motorola edge+ was born for 5G speed. This state-of-the-art smartphone gives you up to 2 full days of power, lightning-fast speed, and pro-quality features for doing more of what you love. Leave lag time behind with a massive 256 GB+ memory and blazing-fast premium Snapdragon mobile platform. Enjoy days of entertainment on a beautiful display that wraps around the edges and has superior stereo-quality sound. Get the best of Android OS without the extra baggage.</p> <hr/> <p data-bbox="1184 1095 1290 1116">Learn more</p> <p data-bbox="502 1183 1655 1215">https://www.qualcomm.com/snapdragon/device-finder/motorola-edge--gen-2</p> </div>

¹ The Motorola product is charted as a representative product made used, sold, offered for sale, and/or imported by Motorola. The citations to evidence contained herein are illustrative and should not be understood to be limiting. The right is expressly reserved to rely upon additional or different evidence, or to rely on additional citations to the evidence cited already cited herein

U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹		
	<p>The Snapdragon SoC comprises a plurality of processing modules, for example Qualcomm Adreno GPU; Qualcomm Kryo CPU; Qualcomm Hexagon Processor; and Platform Security Foundations, Trusted Execution Environment & Services, Secure Processing Unit (SPU):</p>  <h2>Snapdragon</h2> <p>8 mobile platform Gen 1</p> <table border="0"> <tr> <td style="vertical-align: top;"> Artificial Intelligence <ul style="list-style-type: none"> Qualcomm® Adreno™ GPU Qualcomm® Kryo™ CPU Qualcomm® Hexagon™ Processor <ul style="list-style-type: none"> • Fused AI Accelerator <ul style="list-style-type: none"> • Hexagon Tensor Accelerator • Hexagon Vector eXtensions • Hexagon Scalar Accelerator • Support for mix precision(INT8+INT16) • Support for all precisions (INT8, INT16, FP16) Qualcomm® Sensing Hub <hr/> 5G Modem-RF System <ul style="list-style-type: none"> Snapdragon X65 5G Modem-RF System <ul style="list-style-type: none"> • 5G mmWave and sub-6 GHz, standalone (SA) and non-standalone (NSA) modes, FDD, TDD • Dynamic Spectrum Sharing • mmWave: 1000 MHz bandwidth, 8 carriers, 2x2 MIMO • Sub-6 GHz: 300 MHz bandwidth, 4x4 MIMO • Qualcomm® 5G PowerSave 2.0 • Qualcomm® Smart Transmit™ 2.0 technology • Qualcomm® Wideband Envelope Tracking • Qualcomm® AI-Enhanced Signal Boost • Global 5G multi-SIM Downlink: Up to 10 Gbps Multimode support: 5G NR, LTE including CBRS, WCDMA, HSPA, TD-SCDMA, CDMA 1x, EV-DO, GSM/EDGE </td> <td style="vertical-align: top; padding-left: 20px;"> SPECIFICATIONS & FEATURES <hr/> Camera <ul style="list-style-type: none"> Qualcomm Spectra™ Image Signal Processor <ul style="list-style-type: none"> • Triple 18-bit ISPs • Up to 3.2 Gigapixels per Second computer vision ISP (CV-ISP) • Up to 36 MP triple camera @ 30 FPS with Zero Shutter Lag • Up to 64+36 MP dual camera @ 30 FPS with Zero Shutter Lag • Up to 108 MP single camera @ 30 FPS with Zero Shutter Lag • Up to 200 Megapixel Photo Capture Rec. 2020 color gamut photo and video capture Up to 10-bit color depth photo and video capture 8K HDR Video Capture + 64 MP Photo Capture 10-bit HEIF: HEIC photo capture, HEVC video capture Video Capture Formats: HDR10+, HDR10, HLG, Dolby Vision 8K HDR Video Capture @ 30 FPS 4K Video Capture @ 120 FPS Slow-mo video capture at 720p @ 960 FPS Bokeh Engine for Video Capture Video super resolution Multi-frame Noise Reduction (MFNR) Locally Motion Compensated Temporal Filtering Multi-Frame and triple exposure staggered/digital overlap HDR dual-sensor support AI-based face detection, auto-focus, and auto-exposure <hr/> CPU <ul style="list-style-type: none"> Kryo CPU <ul style="list-style-type: none"> • Up to 3.0 GHz*, with Arm Cortex-X2 technology • 64-bit Architecture <hr/> Visual Subsystem <ul style="list-style-type: none"> Adreno GPU <ul style="list-style-type: none"> • Vulkan® 1.1 API support • HDR gaming (10-bit color depth, Rec. 2020 color gamut) • Physically Based Rendering • Volumetric Rendering • Adreno Frame Motion Engine • API Support: OpenGL® ES 3.2, OpenCL™ 2.0 FP, Vulkan 1.1 • Hardware-accelerated H.265 and VP9 decoder • HDR Playback Codec support for HDR10+, HDR10, HLG and Dolby Vision <hr/> Security <ul style="list-style-type: none"> Platform Security Foundations, Trusted Execution Environment & Services, Secure Processing Unit (SPU) Trust Management Engine Qualcomm® wireless edge services (WES) and premium security features Qualcomm® 3D Sonic Sensor and Qualcomm 3D Sonic Max (fingerprint sensor) Qualcomm® Type-1 Hypervisor </td> </tr> </table>	Artificial Intelligence <ul style="list-style-type: none"> Qualcomm® Adreno™ GPU Qualcomm® Kryo™ CPU Qualcomm® Hexagon™ Processor <ul style="list-style-type: none"> • Fused AI Accelerator <ul style="list-style-type: none"> • Hexagon Tensor Accelerator • Hexagon Vector eXtensions • Hexagon Scalar Accelerator • Support for mix precision(INT8+INT16) • Support for all precisions (INT8, INT16, FP16) Qualcomm® Sensing Hub <hr/> 5G Modem-RF System <ul style="list-style-type: none"> Snapdragon X65 5G Modem-RF System <ul style="list-style-type: none"> • 5G mmWave and sub-6 GHz, standalone (SA) and non-standalone (NSA) modes, FDD, TDD • Dynamic Spectrum Sharing • mmWave: 1000 MHz bandwidth, 8 carriers, 2x2 MIMO • Sub-6 GHz: 300 MHz bandwidth, 4x4 MIMO • Qualcomm® 5G PowerSave 2.0 • Qualcomm® Smart Transmit™ 2.0 technology • Qualcomm® Wideband Envelope Tracking • Qualcomm® AI-Enhanced Signal Boost • Global 5G multi-SIM Downlink: Up to 10 Gbps Multimode support: 5G NR, LTE including CBRS, WCDMA, HSPA, TD-SCDMA, CDMA 1x, EV-DO, GSM/EDGE 	SPECIFICATIONS & FEATURES <hr/> Camera <ul style="list-style-type: none"> Qualcomm Spectra™ Image Signal Processor <ul style="list-style-type: none"> • Triple 18-bit ISPs • Up to 3.2 Gigapixels per Second computer vision ISP (CV-ISP) • Up to 36 MP triple camera @ 30 FPS with Zero Shutter Lag • Up to 64+36 MP dual camera @ 30 FPS with Zero Shutter Lag • Up to 108 MP single camera @ 30 FPS with Zero Shutter Lag • Up to 200 Megapixel Photo Capture Rec. 2020 color gamut photo and video capture Up to 10-bit color depth photo and video capture 8K HDR Video Capture + 64 MP Photo Capture 10-bit HEIF: HEIC photo capture, HEVC video capture Video Capture Formats: HDR10+, HDR10, HLG, Dolby Vision 8K HDR Video Capture @ 30 FPS 4K Video Capture @ 120 FPS Slow-mo video capture at 720p @ 960 FPS Bokeh Engine for Video Capture Video super resolution Multi-frame Noise Reduction (MFNR) Locally Motion Compensated Temporal Filtering Multi-Frame and triple exposure staggered/digital overlap HDR dual-sensor support AI-based face detection, auto-focus, and auto-exposure <hr/> CPU <ul style="list-style-type: none"> Kryo CPU <ul style="list-style-type: none"> • Up to 3.0 GHz*, with Arm Cortex-X2 technology • 64-bit Architecture <hr/> Visual Subsystem <ul style="list-style-type: none"> Adreno GPU <ul style="list-style-type: none"> • Vulkan® 1.1 API support • HDR gaming (10-bit color depth, Rec. 2020 color gamut) • Physically Based Rendering • Volumetric Rendering • Adreno Frame Motion Engine • API Support: OpenGL® ES 3.2, OpenCL™ 2.0 FP, Vulkan 1.1 • Hardware-accelerated H.265 and VP9 decoder • HDR Playback Codec support for HDR10+, HDR10, HLG and Dolby Vision <hr/> Security <ul style="list-style-type: none"> Platform Security Foundations, Trusted Execution Environment & Services, Secure Processing Unit (SPU) Trust Management Engine Qualcomm® wireless edge services (WES) and premium security features Qualcomm® 3D Sonic Sensor and Qualcomm 3D Sonic Max (fingerprint sensor) Qualcomm® Type-1 Hypervisor
Artificial Intelligence <ul style="list-style-type: none"> Qualcomm® Adreno™ GPU Qualcomm® Kryo™ CPU Qualcomm® Hexagon™ Processor <ul style="list-style-type: none"> • Fused AI Accelerator <ul style="list-style-type: none"> • Hexagon Tensor Accelerator • Hexagon Vector eXtensions • Hexagon Scalar Accelerator • Support for mix precision(INT8+INT16) • Support for all precisions (INT8, INT16, FP16) Qualcomm® Sensing Hub <hr/> 5G Modem-RF System <ul style="list-style-type: none"> Snapdragon X65 5G Modem-RF System <ul style="list-style-type: none"> • 5G mmWave and sub-6 GHz, standalone (SA) and non-standalone (NSA) modes, FDD, TDD • Dynamic Spectrum Sharing • mmWave: 1000 MHz bandwidth, 8 carriers, 2x2 MIMO • Sub-6 GHz: 300 MHz bandwidth, 4x4 MIMO • Qualcomm® 5G PowerSave 2.0 • Qualcomm® Smart Transmit™ 2.0 technology • Qualcomm® Wideband Envelope Tracking • Qualcomm® AI-Enhanced Signal Boost • Global 5G multi-SIM Downlink: Up to 10 Gbps Multimode support: 5G NR, LTE including CBRS, WCDMA, HSPA, TD-SCDMA, CDMA 1x, EV-DO, GSM/EDGE 	SPECIFICATIONS & FEATURES <hr/> Camera <ul style="list-style-type: none"> Qualcomm Spectra™ Image Signal Processor <ul style="list-style-type: none"> • Triple 18-bit ISPs • Up to 3.2 Gigapixels per Second computer vision ISP (CV-ISP) • Up to 36 MP triple camera @ 30 FPS with Zero Shutter Lag • Up to 64+36 MP dual camera @ 30 FPS with Zero Shutter Lag • Up to 108 MP single camera @ 30 FPS with Zero Shutter Lag • Up to 200 Megapixel Photo Capture Rec. 2020 color gamut photo and video capture Up to 10-bit color depth photo and video capture 8K HDR Video Capture + 64 MP Photo Capture 10-bit HEIF: HEIC photo capture, HEVC video capture Video Capture Formats: HDR10+, HDR10, HLG, Dolby Vision 8K HDR Video Capture @ 30 FPS 4K Video Capture @ 120 FPS Slow-mo video capture at 720p @ 960 FPS Bokeh Engine for Video Capture Video super resolution Multi-frame Noise Reduction (MFNR) Locally Motion Compensated Temporal Filtering Multi-Frame and triple exposure staggered/digital overlap HDR dual-sensor support AI-based face detection, auto-focus, and auto-exposure <hr/> CPU <ul style="list-style-type: none"> Kryo CPU <ul style="list-style-type: none"> • Up to 3.0 GHz*, with Arm Cortex-X2 technology • 64-bit Architecture <hr/> Visual Subsystem <ul style="list-style-type: none"> Adreno GPU <ul style="list-style-type: none"> • Vulkan® 1.1 API support • HDR gaming (10-bit color depth, Rec. 2020 color gamut) • Physically Based Rendering • Volumetric Rendering • Adreno Frame Motion Engine • API Support: OpenGL® ES 3.2, OpenCL™ 2.0 FP, Vulkan 1.1 • Hardware-accelerated H.265 and VP9 decoder • HDR Playback Codec support for HDR10+, HDR10, HLG and Dolby Vision <hr/> Security <ul style="list-style-type: none"> Platform Security Foundations, Trusted Execution Environment & Services, Secure Processing Unit (SPU) Trust Management Engine Qualcomm® wireless edge services (WES) and premium security features Qualcomm® 3D Sonic Sensor and Qualcomm 3D Sonic Max (fingerprint sensor) Qualcomm® Type-1 Hypervisor 		

U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p>Wi-Fi & Bluetooth*</p> <p>Qualcomm® FastConnect™ 6900 System</p> <ul style="list-style-type: none"> • Wi-Fi Standards: Wi-Fi 6E, Wi-Fi 6 (802.11ax), Wi-Fi 5 (802.11ac), 802.11a/b/g/n • Wi-Fi Spectral Bands: 2.4 GHz, 5 GHz, 6 GHz • Peak speed: 3.6 Gbps • Channel Bandwidth: 20/40/80/160 MHz • 8-stream sounding (for 8x8 MU-MIMO) • MIMO Configuration: 2x2 (2-stream) • MU-MIMO (Uplink & Downlink) • 4K QAM • OFDMA (Uplink & Downlink) • Dual-band simultaneous (2x2 + 2x2) • Wi-Fi Security: WPA3-Enterprise, WPA3- Enhanced Open, WPA3 Easy Connect, WPA3-Personal <p>Integrated Bluetooth</p> <ul style="list-style-type: none"> • Bluetooth Features: Bluetooth 5.2, LE Audio, Dual Bluetooth antennas • Bluetooth audio: Snapdragon Sound™ Technology with support for Qualcomm® aptX™ Voice, aptX Lossless, aptX Adaptive, and LE audio <p>snapdragon.com</p> <div style="background-color: black; color: white; padding: 10px; font-size: small;"> <small>* Exact speed measured at 2.995 GHz. Certain optional features available subject to Carrier and OEM selection for an additional fee. Snapdragon, Qualcomm, Qualcomm Hexagon, Qualcomm 5G PowerSave, Qualcomm Smart Transmit, Qualcomm Wideband Envelope, Qualcomm AI-Enhanced Signal Boost, Qualcomm Spectra, Qualcomm Aqstic, Qualcomm 3D Sonic Sensor, Qualcomm Type1 Hypervisor, and Qualcomm Quick Charge are products of Qualcomm Technologies, Inc. and/or its subsidiaries. Qualcomm wireless edge services are offered by Qualcomm Technologies Inc. and/or its subsidiaries. Snapdragon, Qualcomm, Hexagon, Snapdragon Elite Gaming, Adreno, FastConnect, Snapdragon Sound, Kryo, Smart Transmit, Qualcomm Spectra, Qualcomm Aqstic, and Quick Charge are trademarks or registered trademarks of Qualcomm Incorporated. aptX is a trademark or registered trademark of Qualcomm Technologies International, Ltd. ©2021 Qualcomm Technologies, Inc. and/or its affiliated companies. All Rights Reserved.</small> </div> <p>https://www.qualcomm.com/content/dam/qcomm-martech/dm-assets/documents/snapdragon-8-gen-1-mobile-platform-product-brief.pdf</p>
a network (N; RN) arranged for providing at least one connection between a first and	Without conceding that the preamble of claim 1 of the '818 Patent is limiting, the Snapdragon SoC included in the Motorola product utilizes Arteris network on chip interconnect technology, and/or a derivative thereof, (collectively, the "Arteris NoC") as a network (N; RN) arranged for providing connections between a first and at least one second module (M, S) in the Snapdragon

U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
<p>at least one second module (M, S), wherein said modules communicate via a network on chip, and</p>	<p>SoC included in the Motorola product, wherein said modules communicate via a network on chip, either literally or under the doctrine of equivalents.</p> <div data-bbox="508 409 1058 1101" style="border: 1px solid #ccc; padding: 10px;"> <p style="text-align: center;">Qualcomm</p>  <p>Arteris-developed NoC technology is the backbone of Snapdragon application processors & LTE modems, Atheros wireless connectivity SoCs, and CSR IoT products.</p> <p style="text-align: center;">LEARN MORE »</p> </div> <p>https://web.archive.org/web/20210514110614/https://www.arteris.com/customers</p>

U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p>Certain Arteris Technology Assets Acquired</p> <p>by Kurt Shuler, on October 31, 2013</p> <p>Arteris to continue to license, support and maintain Arteris FlexNoC® interconnect IP</p> <p>SUNNYVALE, California — October 31, 2013 — Arteris Inc., a leading innovator and supplier of silicon-proven commercial network-on-chip (NoC) interconnect IP solutions, today announced that Qualcomm Technologies, Inc. ("Qualcomm"), a subsidiary of Qualcomm Incorporated, has acquired certain technology assets from Arteris and hired personnel formerly employed by Arteris.</p> <p>“Arteris NoC technology has been and will continue to be a key enabler for creating larger and more complex chips in a shorter amount of time at a lower cost. This acquisition of our technology assets represents a validation of the value of Arteris’ Network-on-Chip interconnect IP technology.”</p> <p style="text-align: right;">ARTERISIP</p> <p style="text-align: center;"><small>K. Charles Janac, President and CEO, Arteris</small></p> <p>https://www.arteris.com/press-releases/Qualcomm-Arteris-asset-acquisition-2013_oct_31; https://www.fiercewireless.com/tech/qualcomm-acquires-arteris-noc-tech-assets-team</p> <p>For example, in the Arteris NoC, “[m]ost transactions require the following two-step transfers,” including “[a] master send[ing] request packets” and “the slave return[ing] response packets”:</p>

U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p>11.3.1.1 <i>Transaction Layer</i></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> • A master sends request packets. • Then, the slave returns response packets. <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>


U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p>FIGURE 11.1 NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 312-313; see <i>id</i> at 308 (explaining that Chapter 11 of this book describes the function of the Arteris NoC: "In this chapter we will present an MPSoC platform [...] using Arteris NoC as communication infrastructure.").</p> <p>A large SoC, such as the Snapdragon SoC included in the Motorola product may include multiple classes of Arteris NoC:</p>


U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<h2 style="color: red; text-align: center;">Logical Interconnect Topology Development</h2> <p style="text-align: center;">FLEXNOC & NCORE INTERCONNECT IPS DEFINE ARCHITECTURES</p>  <ul style="list-style-type: none"> • ArChip16 Example: Large SoCs have multiple classes of interconnect <ul style="list-style-type: none"> – Non-coherent, Coherent, Control/Status, Observability, etc. • Ncore & FlexNoC interconnects are managed separately from IP blocks, increasing design flexibility <p style="text-align: center;">ARTERISIP</p> <p style="text-align: center;">ISPD 2018, 28 March 2018</p> <p style="text-align: right;">Copyright © 2018 Arteris IP 9</p> <p><i>See Physical Interconnect Aware Network Optimizer, http://www.ispd.cc/slides/2018/s7_2.pdf, at slide 9.</i></p> <p>As a further illustration, connections between modules within the Arteris NoC may be defined by a connectivity table:</p>

U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p style="color: red; font-size: 1.5em;">Connectivity Map → Interconnect Connections → Layout</p>  <ul style="list-style-type: none"> • Connectivity table defines interconnect connections within the floorplan • Routes must pass through available channels in the floorplan • Connectivity passes from initiator NIU to switch, to link, to RC buffers and finally to target NIU <p>See Physical Interconnect Aware Network Optimizer, http://www.ispd.cc/slides/2018/s7_2.pdf, at slide 12.</p>
wherein said connection supports transactions comprising outgoing messages	<p>The Arteris NoC utilized by the Snapdragon SoC included in the Motorola product has a connection that supports transactions comprising outgoing messages from the first module to the second modules and return messages from the second modules to the first module, either literally or under the doctrine of equivalents.</p> <p>For example, in the Arteris NoC, "[m]ost transactions require the following two-step transfers," including "[a] master send[ing] request packets" and "the slave return[ing] response packets":</p>


U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
from the first module to the second modules and return messages from the second modules to the first module	<p>11.3.1.1 <i>Transaction Layer</i></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> • A master sends request packets. • Then, the slave returns response packets. <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	 <p>FIGURE 11.1 NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 312-313.</p>
the integrated circuit comprising at least one dropping means (DM) for dropping	The Arteris NoC utilized by the Snapdragon SoC included in the Motorola product has at least one dropping means (DM) for dropping data exchanged by said first and second module (M, S), either literally or under the doctrine of equivalents.

U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹	
data exchanged by said first and second module (M, S), and	For example, the Arteris NoC addresses packet corruption using, among other mechanisms, "packet validity checker" and "initiator timeout," which may result in data being dropped:	
Example NoC Functional Safety Mechanisms		
Function	Failure Modes	Safety Mechanisms
Packetization	External interface corruption; External protocol violation; Packet corruption	External placeholder (ECC/Parity); Packet validity checker; Duplication; Initiator timeout
Transport	Packet corruption	ECC/Parity + checker; Packet validity checker; Initiator timeout
Clocking and reset	Clock / reset glitch; Frequency error; Wrong clock gating	External Timeout AoU; Initiator timeout; Packet validity checker; Percentage safe AoU
Safety reporting	Missed / incorrect reporting; unexpected reporting of Fault	Register parity; Regular check AoU
Safety mechanism	Missed / incorrect reporting; unexpected reporting of Fault	BIST; Regular check AoU
		
<small>10 © 2018 Arm Limited</small> ARTERISIP + arm		
<p>Implementing ISO 26262 Compliant AI Systems with Arm and Arteris IP, https://www.arteris.com/download-arm-arteris-ip-ai-npu-iso26262-presentation, at 10.</p> <p>As a further example, the Arteris NoC includes "packet validity checking" and "transaction timeout" for error resiliency, which may result in data being dropped:</p>		

U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p><i>A. Advanced Data Protection and Reliability for SoC Interconnects</i></p> <p>Arteris FlexNoC expands data protection and reliability features beyond the CPU and into the network-on-chip interconnect fabric. [14] FlexNoC can pass IP-generated error-correcting code (ECC) information through the NoC between socket interfaces. Alternatively, FlexNoC can generate custom data payload and control ECC in packet-generating units, and detect or correct errors in packet-consuming units. The amount of redundancy per data byte is configurable based on the cost and resilience requirements of the SSD controller.</p> <p>The FlexNoC Resilience package also includes packet validity checking, transaction timeout, control register parity checking and unit duplication and comparison that are all designed to extend error resiliency beyond the CPU and into the other hardware blocks of the design. Key to a complete implementation is the inclusion of a safety controller to manage faults and a fully-verified built-in test (BIST) module to continually test data protection hardware when activity is quiescent.</p> <p>Optimizing Enterprise-Class SSD Host Controller Design with Arteris FlexNoC Network-On-Chip Interconnect IP, https://www.arteris.com/hubfs/enterprise-ssd-controller-tech-paper-arteris.pdf at 7.</p> <p>As a further example, in the Arteris NoC, "[t]arget-side timeout in the network interface units detects unresponsive target IP failures and ensures that they do not block the NoC," which may result in data being dropped:</p>

U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p><i>C. Transaction Timeout</i></p> <p>Target-side timeout in network interface units detects unresponsive target IP failures and ensures that they do not block the NoC. Initiator-side timeout in network interface units detects transport packet deletion, bad routing, or failures of stuck arbiters or targets. Timeout is detected per transaction using a pre-scaled counter to minimized hardware cost and power consumption.</p> <p>SoC Reliability Features in the FlexNoC Resilience Package, http://itersnews.com/wp-content/uploads/experts/2015/03/95935flexnoc-resilience-package-tech-paper.pdf at 2.</p>
at least one interface means (ANIP, PNIP) for managing the interface between a module (M, S) and the network (N, RN),	<p>The Arteris NoC utilized by the Snapdragon SoC included in the Motorola product has at least one interface means (ANIP, PNIP) for managing the interface between a module (M, S) and the network (N, RN), either literally or under the doctrine of equivalents.</p> <p>For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC, the NIUs "are at the boundary of the NoC" and there is a NIU connected to each of the master and slave nodes, between the nodes and the network:</p>


U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p>11.3.1.1 <i>Transaction Layer</i></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> • A master sends request packets. • Then, the slave returns response packets. <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	 <p>FIGURE 11.1 NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 311, 312-313.</p> <p>The Initiator NIUs are "used to connect a master node to the NoC," and the Target NIUs are "used to connect a slave node to the NoC":</p>

U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p>11.3.2 Network Interface Units</p> <p>The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:</p> <ul style="list-style-type: none"> • Initiator NIU—third party protocol-to-NTTP, used to connect a master node to the NoC • Target NIUs—NTTP-to-third party protocol, used to connect a slave node to the NoC <p>Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 316-317.</p> <p>In the Arteris NoC "Initiator NIU units...enable connection between an AMBA-AHB master IP and the NoC":</p>

U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p>11.3.2.1 <i>Initiator NIU Units</i></p> <p>Initiator NIU units (the architecture of the AHB initiator is given in Figure 11.4) enable connection between an AMBA-AHB master IP and the NoC. It translates AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP (slave can be any of the supported protocols). The AHB-to-NTTP unit instantiates a Translation Table for address decoding. This table receives 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever the AHB address does not fit the predefined decoding range, the table asserts an error signal that sets the error bit of the corresponding NTTP request packet, for further error handling by the NoC. The translation table is fully user-defined at design time: it must first be completed with its own hardware parameters, then passed to the NIU.</p> <p>A FIFO memory is inserted in the datapath for AHB write accesses. The FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can</p>

U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p>burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is</p> <ul style="list-style-type: none"> • During a read request, until the requested data arrives from the Rx port • During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received • When an internal FIFO is full

U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p style="text-align: center;">NIU Architecture</p> <pre> graph TD A[AHB Req] --> B[AHB Slave Interface] B --> C[PIPE] C --> D[DATA FIFO] D --> E[TRANSLATION TABLE] E --> F[BUILD HEADER & NECKER] F --> G[Packet Assembly] G --> H[PIPE bw/lw] H --> I[Tx Port] I --> J[PIPE] J --> K[WIDTH CONVERTER] K --> L[DATA] L --> M[FLOW CONTROL] M --> N[PIPE] N --> O[Information from request path] O --> E </pre> <p>Request Path: AHB Req → AHB Slave Interface → PIPE → DATA FIFO → TRANSLATION TABLE → BUILD HEADER & NECKER → Packet Assembly → PIPE bw/lw → Tx Port</p> <p>Response Path: Rx Port → PIPE → WIDTH CONVERTER → DATA → FLOW CONTROL → PIPE</p> <p>Information from request path is sent back to the TRANSLATION TABLE.</p>

FIGURE 11.4

Network interface unit: Initiator architecture.

Networks-On-Chips Theory and Practice, <https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0>, at 317-318.

As further example, "Target NIU units enable connection of a slave IP to the NoC by translating

U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p>NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets":</p> <p>11.3.2.2 Target NIU Units</p> <p>Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2). The AHB address bus is always 32 bits wide, but the actual address space size may be downsized by setting a hardware parameter. Unused AHB address bits are then driven to zero. The NTTP request packet is then translated into one or more corresponding AHB accesses, depending on the transaction type (word aligned or nonaligned access). For example, if the request is an atomic Store, or a Load that can fit an AHB burst of specified length, then such a burst is generated. Otherwise, an AHB burst with unspecified length is generated.</p>

U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
<p>Target NIU Architecture</p> <pre> graph TD subgraph Request_Path [Request Path] RxPort[Rx Port] --> Shifter[SHIFTER] Shifter -- WR Data --> Pipe1[PIPE] RxPort --> Control[CONTROL] Control -- ADDRESS + Ctrl --> Pipe1 Control -- HEADER INFO --> ResponsePath end subgraph Response_Path [Response Path] ResponsePath[PIPE Fw/Bw] --- Pa[PACKET ASSEMBLY] Pa --- Df[DATA FIFO] Df --- Pipe2[PIPE] end AHB[AHB Master Interface] AHB -- AHB Req --> Control AHB -- AHB Resp --> ResponsePath </pre> <p>FIGURE 11.5 Network interface unit: Target architecture.</p> <p>Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 318-319.</p>	

U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
<p>wherein said interface means (ANIP, PNIP) comprises a first dropping means (DM) for dropping data, and</p>	<p>The interface means of the Arteris NoC utilized by the Snapdragon SoC included in the Motorola product comprises a first dropping means (DM) for dropping data, either literally or under the doctrine of equivalents.</p> <p>For example, the Arteris NoC uses Network Interface Units (NIUs), which include Initiator NIUs, that are "used to connect a master node to the NoC," and the Target NIUs, that are "used to connect a slave node to the NoC":</p> <p>11.3.2 Network Interface Units</p> <p>The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:</p> <ul style="list-style-type: none"> • Initiator NIU—third party protocol-to-NTTP, used to connect a master node to the NoC • Target NIUs—NTTP-to-third party protocol, used to connect a slave node to the NoC <p>Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 316-317.</p> <p>For example, the Arteris NoC addresses packet corruption using, among other mechanisms, "packet validity checker" and "initiator timeout," which may result in data being dropped:</p>

U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹	
Example NoC Functional Safety Mechanisms		
Function	Failure Modes	Safety Mechanisms
Packetization	External interface corruption; External protocol violation; Packet corruption	External placeholder (ECC/Parity); Packet validity checker; Duplication; Initiator timeout
Transport	Packet corruption	ECC/Parity + checker; Packet validity checker; Initiator timeout
Clocking and reset	Clock / reset glitch; Frequency error; Wrong clock gating	External Timeout AoU; Initiator timeout; Packet validity checker; Percentage safe AoU
Safety reporting	Missed / incorrect reporting; unexpected reporting of Fault	Register parity; Regular check AoU
Safety mechanism	Missed / incorrect reporting; unexpected reporting of Fault	BIST; Regular check AoU
		
<small>10 © 2018 Arm Limited</small>		
		
<p>Implementing ISO 26262 Compliant AI Systems with Arm and Arteris IP, https://www.arteris.com/download-arm-arteris-ip-ai-npu-iso26262-presentation, at 10.</p> <p>As a further example, the Arteris NoC "can pass IP-generated error-correcting code (ECC) information through the NoC between the socket interfaces" and includes "packet validity checking" and "transaction timeout" for error resiliency, which may result in data being dropped:</p>		

U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p><i>A. Advanced Data Protection and Reliability for SoC Interconnects</i></p> <p>Arteris FlexNoC expands data protection and reliability features beyond the CPU and into the network-on-chip interconnect fabric. [14] FlexNoC can pass IP-generated error-correcting code (ECC) information through the NoC between socket interfaces. Alternatively, FlexNoC can generate custom data payload and control ECC in packet-generating units, and detect or correct errors in packet-consuming units. The amount of redundancy per data byte is configurable based on the cost and resilience requirements of the SSD controller.</p> <p>The FlexNoC Resilience package also includes packet validity checking, transaction timeout, control register parity checking and unit duplication and comparison that are all designed to extend error resiliency beyond the CPU and into the other hardware blocks of the design. Key to a complete implementation is the inclusion of a safety controller to manage faults and a fully-verified built-in test (BIST) module to continually test data protection hardware when activity is quiescent.</p> <p>Optimizing Enterprise-Class SSD Host Controller Design with Arteris FlexNoC Network-On-Chip Interconnect IP, https://www.arteris.com/hubfs/enterprise-ssd-controller-tech-paper-arteris.pdf at 7.</p> <p>As a further example, in the Arteris NoC, "[t]arget-side timeout in the network interface units detects unresponsive target IP failures and ensures that they do not block the NoC," which may result in data being dropped:</p>

U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p><i>C. Transaction Timeout</i></p> <p>Target-side timeout in network interface units detects unresponsive target IP failures and ensures that they do not block the NoC. Initiator-side timeout in network interface units detects transport packet deletion, bad routing, or failures of stuck arbiters or targets. Timeout is detected per transaction using a pre-scaled counter to minimized hardware cost and power consumption.</p> <p>SoC Reliability Features in the FlexNoC Resilience Package, http://itersnews.com/wp-content/uploads/experts/2015/03/95935flexnoc-resilience-package-tech-paper.pdf at 2.</p>
wherein the dropping of data and therefore the transaction completion can be controlled by the interface means.	<p>In the Arteris NoC utilized by the Snapdragon SoC included in the Motorola product, the transaction completion can be controlled by the interface means, either literally or under the doctrine of equivalents.</p> <p>For example, the Arteris NoC uses Network Interface Units (NIUs), which include Initiator NIUs, that are "used to connect a master node to the NoC," and the Target NIUs, that are "used to connect a slave node to the NoC":</p> <p>11.3.2 Network Interface Units</p> <p>The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:</p>

U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<ul style="list-style-type: none"> • Initiator NIU—third party protocol-to-NTTP, used to connect a master node to the NoC • Target NIUs—NTTP-to-third party protocol, used to connect a slave node to the NoC <p>Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0, at 316-317.</p> <p>For example, the Arteris NoC addresses packet corruption using, among other mechanisms, “packet validity checker” and “initiator timeout,” which may result in data being dropped:</p>

U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹	
Example NoC Functional Safety Mechanisms		
Function	Failure Modes	Safety Mechanisms
Packetization	External interface corruption; External protocol violation; Packet corruption	External placeholder (ECC/Parity); Packet validity checker; Duplication; Initiator timeout
Transport	Packet corruption	ECC/Parity + checker; Packet validity checker; Initiator timeout
Clocking and reset	Clock / reset glitch; Frequency error; Wrong clock gating	External Timeout AoU; Initiator timeout; Packet validity checker; Percentage safe AoU
Safety reporting	Missed / incorrect reporting; unexpected reporting of Fault	Register parity; Regular check AoU
Safety mechanism	Missed / incorrect reporting; unexpected reporting of Fault	BIST; Regular check AoU
		
<small>10 © 2018 Arm Limited</small> ARTERIS IP + arm		
<p>Implementing ISO 26262 Compliant AI Systems with Arm and Arteris IP, https://www.arteris.com/download-arm-arteris-ip-ai-npu-iso26262-presentation, at 10.</p> <p>As a further example, the Arteris NoC "can pass IP-generated error-correcting code (ECC) information through the NoC between the socket interfaces" and includes "packet validity checking" and "transaction timeout" for error resiliency, which may result in data being dropped:</p>		

U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p><i>A. Advanced Data Protection and Reliability for SoC Interconnects</i></p> <p>Arteris FlexNoC expands data protection and reliability features beyond the CPU and into the network-on-chip interconnect fabric. [14] FlexNoC can pass IP-generated error-correcting code (ECC) information through the NoC between socket interfaces. Alternatively, FlexNoC can generate custom data payload and control ECC in packet-generating units, and detect or correct errors in packet-consuming units. The amount of redundancy per data byte is configurable based on the cost and resilience requirements of the SSD controller.</p> <p>The FlexNoC Resilience package also includes packet validity checking, transaction timeout, control register parity checking and unit duplication and comparison that are all designed to extend error resiliency beyond the CPU and into the other hardware blocks of the design. Key to a complete implementation is the inclusion of a safety controller to manage faults and a fully-verified built-in test (BIST) module to continually test data protection hardware when activity is quiescent.</p> <p>Optimizing Enterprise-Class SSD Host Controller Design with Arteris FlexNoC Network-On-Chip Interconnect IP, https://www.arteris.com/hubfs/enterprise-ssd-controller-tech-paper-arteris.pdf at 7.</p> <p>As a further example, in the Arteris NoC, "[t]arget-side timeout in the network interface units detects unresponsive target IP failures and ensures that they do not block the NoC," which may result in data being dropped:</p>

U.S. Patent No. 7,366,818 (Radulescu & Goossens)

"Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same"

'818 Patent Claim	Motorola Product Including Snapdragon System on Chip ¹
	<p><i>C. Transaction Timeout</i></p> <p>Target-side timeout in network interface units detects unresponsive target IP failures and ensures that they do not block the NoC. Initiator-side timeout in network interface units detects transport packet deletion, bad routing, or failures of stuck arbiters or targets. Timeout is detected per transaction using a pre-scaled counter to minimized hardware cost and power consumption.</p> <p>SoC Reliability Features in the FlexNoC Resilience Package, http://itersnews.com/wp-content/uploads/experts/2015/03/95935flexnoc-resilience-package-tech-paper.pdf at 2.</p>